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I. INTRODUCTION
T HE charge injection error in switches is one of the factors limiting the accuracy of high-speed circuits. This effect reduces the performance and maximum clock frequency of the circuits in applications such as sample-and-hold stages, A/D converters, switched-capacitor and switched-current filters. The accuracy of instrumentation circuits also suffers from this error.
Attempts have been made to model switch charge injection error using the simplified circuit of Fig. 1 .
A qualitative observation regarding a simplified case was made by MacQuigg [1] . Sheu and Hu proposed an analytical model assuming infinite source capacitance, [2] . Equations for the general case were derived and solved numerically by J. H. Shieh et al. [3] , [4] . This model was also validated with experimental evidence and its limitations were delineated by G. Wegmann et al. [5] . All of these results are based on an equivalent lumped model for the transistor. Different charge conserving nonquasi-static (NQS) models have also been proposed for the transient analysis of a transistor and used for the charge injection error calculation [6] , [7] . Although these models guarantee node charge conservation [7] and the results are found to be in very good agreement with experimental results, they are very complicated and computationally inefficient.
All the analyzes have shown that a slow switching rate and small transistor size can help reduce the charge injection error. In some instrumentation applications speed is not critical whereas on-resistance plays an important role in the accuracy of the circuit. In these applications speed can be traded for accuracy by lowering the switching rate to decrease the charge injection error. The transistor size can be maintained fairly large for a low on-resistance. At low gate voltage falling rates, Manuscript received April 22, 1996. The review of this paper was arranged by Editor D. P. Verret. This work was supported by NSERC under Grants OGP0007776 and OGP0003382, and by the Canadian Microelectronics Corporation.
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Publisher Item Identifier S 0018-9383(97)00311-0. as the error due to charge injection decreases and the transistor transient time from ON to OFF increases, the subthreshold effect becomes more important. The importance of this effect has recently been demonstrated experimentally [8] . This effect has not been analytically considered in any of the published results based on the lumped model. To include the subthreshold effects, this paper modifies Sheu and Hu's model [2] by adding the subthreshold current and inversion layer charge variation effect in the weak inversion region. The variation of the gate-source capacitance above the threshold voltage is also taken into account. An approximation is used to find an analytical solution for the final charge injection error. The modifed model is simple, computationally efficient and provides physical insight into the switching errors in the weak inversion region.
Sheu and Hu's model is described in Section II. The modified model is explained in Section III. The analytical model for the final error is derived in Section IV. The dependence on process and electrical parameters is considered in Section V. Section VI is devoted to briefly explain a charge conserving nonquasi-static (NQS) model [7] which will be referred to as the NQS-model throughout this paper. The simulation results comparing the modified model with the NQS and SPICE models are presented in Section VII. The effect of source capacitance is discussed in Section VIII. A conclusion is given in Section IX.
II. SHEU AND HU'S MODEL
This model was developed based on Fig. 1 , assuming zero source resistance and capacitance so that is connected directly to the voltage source . The fraction of the channel charge that escapes to the substrate (charge pumping effect) is also neglected. It has been shown that in a practical case the charge pumping effect is insignificant in a short-channel transistor [5] . A ramp function is assumed for the gate voltage as shown in Fig. 3 . In Phase 1 (1) where (2) In (2), is the output error voltage, is the transistor conductance coefficient is the gate voltage falling rate and is defined as
The solution to this differential equation is shown in (3), at the bottom of the page. In the second phase, no current flows through the channel and the output error voltage is due to the charge injected by the overlap capacitance. Thus the overall error voltage at the end of this phase is (4)
III. MODIFIED SHEU AND HU'S MODEL
The analysis in Section II shows that a smaller gate voltage falling rate and transistor size produce a lower output error voltage. However, lower on-resistance requires a larger transistor size. In high-accuracy applications where low on-resistance is essential, a slow gate voltage falling rate can decrease the error. When the charge injection error is decreased, second order effects which are not considered in Sheu and Hu's analysis play a significant role. In this section, the subthreshold current and weak inversion channel charges are added to the model described in the previous section.
A. The Subthreshold Current
The diffusion current in a MOS transistor is significant compared to the total drain current when the gate-source voltage is below the threshold voltage. When , the drain current can be modeled accurately with an exponential function. In moderate inversion, where the gate-source voltage approaches the threshold voltage, both diffusion and drift current contribute significantly to the drain current. It is well known that a simple and accurate analytical model can not be developed for this region of operation [9] . To obtain a (3) simple analytical equation for the final charge injection error, an analytical MOS model proposed in [10] is used. This semi-empirical model which is also used by SPICE in the level 3 MOS model, shows good agreement with experimental data in weak and strong inversion [10] but is not quite as satisfactory in moderate inversion. However, there is good agreement between the charge injection error calculation using exact numerical me thods and the proposed model, indicating that the proposed model is sufficiently accurate for injection error calculations.
We assume that the I-V characteristics of a MOS transistor in the subthreshold region can be described by [10] ( 5) where is the modified threshold voltage, given by (6) and is the subthreshold slope factor (7) is the oxide capacitance per unit gate area and is the thermal voltage . is the fast surface state density, is the source to substrate voltage and (8) is the current in the strong inversion region for [10] . For small values of (9) depends on process parameters and transistor size.
B. The Gate-Source Capacitance Variation
In Sheu and Hu's simple model, the gate-source capacitance is considered to be above threshold and zero below threshold, respectively. Therefore, the variation of around threshold is ignored and also no inversion layer charges are assumed in subthreshold. In this modified model, two exponential functions are used to model the variation above and below the threshold voltage as follows (see Appendix): (10) where is the gate-source capacitance when . Fig. 4 shows that (10) is a better approximation to the variation than what has been used in Sheu and Hu's model.
C. The Analytical Models Above and Below Threshold
Similar to the analysis in Section II, two phases of operation are considered in this modified model during the turnoff transient. The new variation model (10) is used in both phases. In phase two, the subthreshold current effect is also added to this analysis.
In phase 1, following the method in Section II and using (10) to consider the variation above threshold results in a differential equation describing the circuit when . The equation has an analytical solution given by (11) The second term of (11) is due to the variation of around threshold. This term is less significant at smaller . In the second phase , the circuit to be analyzed is shown in Fig. 5 .
Using (5) and (10), the differential equation describing the circuit can be derived as (12) where (13) Substituting (13) into (12), the error voltage is found from the solution of the differential equation (14) where (15) Equation (14) has an exact solution of the form and (20) is the exponential integral function defined by [11] (21) where is a dummy variable.
Evaluating the exponential integral at the point associated with time gives the output error voltage caused by the transistor in this region of operation. The final output error voltage can be calculated by substituting into (16) and (17). 
IV. APPROXIMATE ANALYTICAL MODEL
An exact solution using the exponential integral requires numerical calculations. To obtain a simple analytical equation for the final output error voltage, an approximation is developed for . From (21), it can be seen that (22) It turns out that approximating with and for greater than and less than unity, respectively, gives an excellent approximation to the exact solution of (22) for . Making these approximations results in the following limits:
(23) which are valid provided . A smooth transition between the two solutions given in (23) can be made by using the following form to express the integral of (22): (24) For our region of operation, can be greater or less than unity, depending on the value of . However, the value of at is always much less than and unity since 
where can be calculated from (11). The first and second terms in (27) correspond to the errors caused by the gate-oxide overlap capacitances when the transistor is in strong and weak inversion, respectively. The third term is the contribution of the subthreshold current to the cancellation of the error caused by the overlap capacitance in weak inversion. The last term is the error due to the inversion layer charge injection in the weak inversion region which decreases at the lower gate voltage falling rates. At high voltage falling rates, since the channel charge is divided equally between the source and drain, this term saturates at . Equation (27) then provides a simple and quite accurate analytical model for switch induced error voltage. The model is useful in describing the functional dependence of the error voltage on circuit and process parameters. Equation (27) can be further simplified at high and low gate voltage falling rates. At high falling rates ( )
and at low falling rates (29) A comparison of (29) with Sheu and Hu's results at low falling rates [2] shows that the first term of (27) corresponding to the error caused by the injected charge above the threshold voltage has disappeared. In addition, the second term of (29), which is also due to the subthreshold current, decreases the final error voltage. At high falling rates, the subthreshold current effect is negligible and the contribution of the channel charges in the subthreshold region to the final error saturates at .
V. DEPENDENCE ON PROCESS AND ELECTRICAL PARAMETERS
In the weak inversion region, the effects of the subthreshold current and inversion layer charges on the charge-induced error depend on the circuit and process parameters. In (27) the third term which represents the subthreshold current effect, is independent of the input voltage signal level. As a result, at higher input voltage signal levels, as the total chargeinduced error decreases, the subthreshold effect becomes more important. The last term in (27) indicates that the effect of the inversion layer charge in the weak inversion region is more significant at moderate gate voltage falling rates. In general, the exponential terms in (27) show that the lower the gate voltage falling rate, the more significant are the effects of the weak-inversion characteristics of the transistor. Fig. 7 shows the contribution of the last two terms of (27) to the final charge induced error as a function of gate voltage falling rate. As can be seen, at all substrate dopings, the subthreshold current effect and the weak inversion channel charge effect cancel each other partially. However, as the falling rate decreases, ignoring the subthreshold effects can cause a higher error in the output voltage than that calculated using Sheu and Hu's model. Fig. 8 shows the subthreshold effects for various gate oxide thickness values.
The importance of the subthreshold effects with respect to the load capacitance is depicted in Fig. 9 .
As can be seen, the subthreshold effect in an analog switch is important when larger transistor sizes, lower load capacitances, lower substrate dopings, smaller gate oxide thickness values and lower gate voltage falling rates are used.
VI. A NONQUASI-STATIC (NQS) MODEL
It has been shown in [6] and [7] that a nonquasi-static model can accurately predict the channel charge injection error. To check the approximate method proposed in the previous section, an NQS model based on [7] was used. All models were evaluated numerically using MATLAB. In the NQS model, the transistor current continuity equation is solved approximately and analytical equations are derived for the node charges using the charge-sheet formulation. All the voltages and currents can be derived from these charges. This model includes the subthreshold current since the general partial differential equation for the channel inversion charge layer is solved. Excellent agreement has been reported between this model and various numerical simulators [7] . different gate voltage falling rates is shown in Fig. 11 . The modified and NQS models are in very good agreement over the range of gate voltage falling rates illustrated. Since the SPICE model (Level-3) considers only subthreshold current and ignores the inversion layer charge in the weak inversion region, it fails to correctly predict the final output error voltage at moderate gate voltage falling rates. Fig. 12 (a) and (b) compares the experimental and simulated results published in [8] with the modified model presented in this paper, and show the capability of this model to predict the charge induced output error voltage. The model parameters used were those presented in [8] . Since and were not specified, the abovementioned process values were chosen for these parameters. The results are not particularly sensitive to the values chosen.
VII. SIMULATION RESULTS

VIII. EFFECT OF SOURCE CAPACITANCE
The general equations for the output error voltage in the presence of finite source capacitance have been derived in [2], [3] and [4] . By following the derivation described in Section III, the subthreshold effects can be added to these equations. However, the final differential equations can only be solved numerically. Fig. 13 shows the contribution of the subthreshold effects to the final error for various ratios. The source resistance is assumed infinitely large. As can be seen, the subthreshold effects are more significant for higher ratios, where a relatively higher voltage is developed between the source and drain of the transistor.
IX. CONCLUSION
A simple model based on Sheu and Hu's model for analysis of the charge injection error which takes into account subthreshold effects has been described. An approximation has also been proposed to simplify the final error voltage calculation. The model was compared to SPICE and NQS models as well as recently published experimental results. Excellent agreement was achieved in all cases. The modified 
Above the threshold voltage increases with respect to the gate-source voltage and saturates at . However, the inversion layer charges decrease exponentially with respect to the gate-source voltage in the weak inversion region [9] . Since there are negligible variations of the depletion region charges below threshold, the total gate charges and consequently the gate-source capacitance decrease exponentially with respect to the gate-source voltage in the weak inversion region. In other words, in weak inversion (36) Therefore, can be approximated by two exponential functions above and below the threshold voltage as follows:
(37) In (37), is a fitting factor between 5 and 10 for the practical range of substrate dopings and gate oxide thickness.
A comparison of (37) and the accurate NQS model results for different substrate dopings (Fig. 14) shows that (37) is a good approximation of for small drain-source voltages.
